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Abstract 
This study deals with the development and optimization of Interdigitated Back Contact (IBC) Silicon Heterojunction 
(Si-HJ) solar cells based on n-type crystalline silicon (c-Si) substrates. Both one-dimensional (1D) and 2D aspects of 
IBC Si-HJ cells are explored in this work. Rear Emitter (RE) Si-HJ cells are fabricated to study the influence of the 
emitter stack on 1D resistive losses. It is shown that the rear emitter stack has to be carefully designed to maintain a 
high surface passivation level without inducing series resistance (RSeries). On IBC Si-HJ structures, the influence of 
2D features such as emitter contact fraction are confirmed both experimentally and by modeling. Using the screen 
printing technology, 25 cm2 IBC Si-HJ structures have been fabricated with an efficiency of 15.7%. 
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1. Introduction 
Conventional IBC solar cells involve c-Si doped regions (homojunction technology) and reach 
experimentally more than 24% efficiency [1]. An alternative approach for IBC devices fabrication has 
been proposed in 2007 [2] by introducing the Silicon Heterojunction (Si-HJ) technology. Both the emitter 
and the Back Surface Field (BSF) of IBC Si-HJ devices are indeed fabricated with hydrogenated 
amorphous silicon (a-Si:H) layers. With this approach, IBC cells are expected to reach up to 26% 
efficiency [3]. Moreover, with the very high surface passivation level achievable with a-Si:H / c-Si 
heterojunctions, no point contact and thus less patterning steps should be necessary. This could simplify 
the heavy process of IBC cells and make those high efficiency devices cheaper to fabricate [3]. However 
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IBC Si-HJ solar cells performances are up to now mainly limited by a trade off between Fill Factor (FF) 
and Open Circuit Voltage (VOC) values. The rear emitter of such devices can be fabricated with an a-Si:H 
buffer layer between the a p-type a-Si:H layer and the crystalline substrate. Both experimental and 
modeling results show that this buffer layer may cause an enhancement of VOC while decreasing FF 
values [3][4]. This trend can be considered as a 1D problem since it is also observed on planar devices 
(not IBC) having the emitter at the rear side [5]. Further resistive losses of IBC Si-HJ cells may be linked 
with a non-optimized rear geometry [5-6]. These 2D problems need also to be solved to reach high FF 
values on such devices. In this work we explore different ways to solve both 1D and 2D resistive losses 
and reach simultaneously high FF and VOC values on IBC Si-HJ cells. We first fabricate and compare 25 
cm2 Si-HJ cells having the emitter stack located at the front (FE) or at the rear (RE) side (FIG.1). Then, an 
optimization of RE cells is done by studying the influence of the rear contact material and the buffer layer 
thickness. Finally, the influence of the contact geometry is tested on IBC Si-HJ solar cells fabricated 
either with metal masks [7] and/or screen-printing steps [6].  
 
 
FIG. 1. Sketches of the different Si-HJ structures fabricated in this work. 
2. Experimental 
The whole study is performed on FZ n-type 4 inches polished wafers (300 µm, 1-5 Ω·cm). After a 30 s 
dip in HF (2%), a-Si:H layers are deposited in a Plasma Enhanced Chemical Vapor Deposition (PECVD) 
13.56 MHz RF reactor at 200°C. SiH4, H2, PH3 and B2H6 are used as precursor gases. Different 
Transparent Conductive Oxides (TCO) are compared in this study: sputtered ITO (Indium Tin Oxide) and 
ZnO:B (Boron-doped Zinc Oxide) obtained by MOCVD (Metal Organic Chemical Vapor Deposition). 
On FE and RE cells, the front Ag-grid is screen printed on the ITO layer and 1 µm thick Al is sputtered 
on the rear. On IBC cells, the metallization is performed by Al evaporation through shadow masks. The 
rear side of IBC cells consists in interdigitated comb-shaped emitter and Back Surface Field (BSF) areas, 
patterned either by metallic masks or screen-printing steps. Laser scribing is used at the end of the process 
to separate 25 cm2 cells from the 4 inch wafers.  Table 1 shows the matrix of experiments for this study. 
TABLE I. Experimental matrix of the study 
Cell type Buffer Layer Thickness Emitter Contact Emitter Contact Fraction 
Front Emitter 0 to 7 nm ITO 100% 
Rear emitter 0 to 10 nm ITO or ZnO:B 100% 
IBC 0 to 4 nm ZnO:B 64 to 100% 
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The band gap energy of the a-Si:H layers is determined by fitting the pseudo-dielectrical function 
obtained by spectroscopic ellipsometry measurements (using the Tauc-Lorentz model).Current-Voltage 
(J–V) characteristics are obtained at 25°C under AM1.5 illumination (1000 W.m−2). SunsVOC 
measurements [8] are performed to get the Pseudo Fill Factor (PFF) value of the fabricated devices, i.e. 
the FF value that could be obtained if there were no series resistance effects. The displayed data are an 
average of three different cells measurement for each condition. Based on our previous studies [9], the 
ATLAS software from Silvaco International is used to determine the influence of the emitter stack layers 
and geometry on the illuminated J-V curves of IBC Si-HJ cells.  
3. Study of front and rear emitter Si-HJ cells 
3.1. Comparison of front and rear emitter Si-HJ cells 
On Si-HJ cells a buffer layer between the c-Si substrate and the p-type a-Si:H emitter is typically used 
to enhance the surface passivation and thus VOC values of Si-HJ cells. In this work we use an intrinsic a-
Si:H material showing a conductivity (σ) value below 10-9 S.cm-1 in the dark and more than two orders of 
magnitude higher under illumination. Different behaviors can therefore be expected when the emitter 
stack is located at the front or the rear side of Si-HJ cells. FIG.2 shows the influence of the buffer layer 
thickness on VOC and FF values for both devices. In this experiment the same ITO layer is used at the 
front and the rear side of the cells. These results clearly show a greater impact of the buffer layer 
thickness on resistive losses for RE cells than FE cells. When no buffer is used, almost the same FF and 
VOC values are obtained. However the FF value decreases faster with the buffer thickness when the 
emitter is located at the rear – i.e. not illuminated – side of the device. The VOC value is enhanced in both 
cases but slightly more for FE devices. This tends to prove that our buffer layer induces more conduction 
problems on RE cells. With this first approach, it appears difficult to reach at the same time high FF and 
VOC values on RE devices. A specific optimization of the emitter stack has therefore to be done for RE 
cells, in a slightly different way than for FE cells.  
 
FIG. 2. Evolution of a/ the VOC and b/ the FF value for different buffer layer thicknesses on FE and RE cells. 
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3.2. Optimization of RE Si-HJ cells 
3.2.1. Influence of the emitter contact material 
The main advantage of RE cells compared to FE ones is the possibility to use different emitter contact 
materials with a wider choice of optical and electrical properties. FIG.3 presents the influence of the 
contact material (ITO and ZnO:B) on FF and VOC values for RE cells, with respect to the buffer layer 
thickness.  
FIG. 3. Evolution of a/ the VOC and b/ the FF value for different buffer layer thicknesses on RE cells having wether a ZnO or ITO as 
emitter contact material. 
The FF value is much less impacted by the buffer layer thickness with a ZnO:B contact compared to an 
ITO one. This contact material allows therefore the use of thicker buffer (up to 10 nm) with reduced FF 
losses (<2%). Moreover higher VOC values are obtained with a ZnO:B contact, showing that this layer 
enhances the built-in voltage of the junction. Further study is needed to explain the origin of this 
behaviour, probably due to the deposition process and/or the electronic structure of the materials. This 
tends to prove that with an optimized contact material, reaching simultaneously high VOC and FF values 
on RE devices is feasible.  
3.2.2. Influence of the rear buffer layer 
 
To enhance the surface passivation level of Si-HJ cells, the emitter buffer layer has to be well 
designed. Its doping, thickness and bandgap energy (EG) may have a great influence on the cell efficiency 
[3-4]. The buffer layer is here studied by 1D modeling on RE devices. On FIG. 4, the impact of its 
thickness on the FF value and the band structure is observed up to 10 nm. High FF values are obtained in 
the simulation because our model does not include additional resistive losses that exist in experimental 
devices. These results use tunneling effect at the different interfaces. The p-type a-Si:H of our emitter 
stack shows experimentally a value of EG=1.70 eV. As shown in FIG. 4.a, the FF value decreases with the 
buffer layer thickness. But this trend strongly depends on the band gap energy of the buffer layer - EG(i). 
Assuming the same electronic affinity for the buffer and the emitter layers, the influence of the buffer 
layer thickness is slight if EG(i) is lower than EG(emitter). If EG(i) is higher than EG(emitter), we observe 
an additional barrier at the heterointerface (FIG 4.b) which decreases the FF value. Our results indicate 
that a further optimization of the buffer is possible by decreasing its band gap energy below EG(emitter).  
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FIG. 4. a/ Influence of the buffer layer thickness on the FF of RE S-HJ solar cell for different buffer EG values. b/ Evolution of the 
valence band mismatch at the rear heterointerface emitter/buffer/n-type c-Si with different buffer EG values. 
4. IBC Si-HJ cells: Influence of the emitter contact geometry 
Compared to RE cells, IBC cells fabrication implies patterning steps to define emitter, BSF and 
contact regions at the rear surface. It may be difficult to cover the whole emitter surface with the contact 
material due to possible short-circuits between emitter and base contacts. Experimentally a fraction of the 
emitter and BSF layers may therefore be left non-contacted. We fabricate IBC Si-HJ cells with different 
Emitter Contact Fraction (FEm): 0.64, 0.79 and 1 to check the influence of this parameter. The FEm value is 
defined as the ratio between the emitter contact width and the emitter width. FIG. 5 shows both modeling 
and experimental results of illuminated (J-V) curves of IBC Si-HJ devices with different FEm.  
FIG 5. a/ Modeling and b/ Experimental results showing the influence of the emitter contact fraction on illuminated J-V curves of 
IBC Si-HJ solar cells.  
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Our results show that a low emitter contact fraction value is detrimental not only for the FF value but 
also for the JSC value. The J-V curves show a permanent current decrease even near the JSC. According to 
the double diode model this is usually attributed to low shunt resistance values. However, we measure 
high shunt resistance values above 104 Ohm·cm2 by the SunsVoc implied J-V curves. This indicates that 
the device only suffers from resistive losses and no shunt resistance problems. Such behavior of an 
illuminated I-V curve has already been observed on standard homojunction cells having no grid 
metallization on the emitter surface [10]. It may be explained by the voltage drop in the non contacted 
emitter layer which causes additional recombination. The emitter contact of IBC Si-HJ devices has 
therefore to be carefully designed (FEm value closed to unity) to avoid FF as well as JSC losses. For IBC 
Si-HJ cells having a FEm value below 100%, the emitter only consist in a p-type layer covered by Al 
metallization. For the devices with the highest FEm (FEm=1), the emitter stack uses a 4nm buffer layer as 
well as a ZnO:B layer between the Al metallization and the p-type layer. A highest VOC value is reached 
on these devices (678mV) and an efficiency of 15.7% is obtained. 
5. Conclusion 
IBC Si-HJ structures suffer from more resistive losses than planar Si-HJ cells. Both 1D and 2D effects 
are up to now limiting the cells efficiency. Concerning 1D losses, the rear emitter stack optimization is 
critical since it may induce FF and/or VOC losses. The emitter contact material as well as the buffer layer 
play a great role in the trade-off between FF and VOC values. On the other hand, 2D losses can be 
attributed to the rear geometry where emitter and BSF regions are no more on the full wafer surface but in 
localized areas. Parameters such as the contact geometry, its specific resistivity as well as line resistance 
have a major influence on these devices. Further 1D and 2D optimizations are therefore needed to obtain 
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